Quasi-Delay-Insensitive Return-to-One Design

نویسندگان

  • Matheus T. Moreira
  • Ney L. V. Calazans
چکیده

Asynchronous design techniques are gaining attention in the scientific community for their ability to cope with current techneologies’ problems that the synchronous paradigm may fail to cope with. The quasi-delay-insensitive (QDI) design style [1] [2] is attractive to asynchronous circuits, especially because it allows wire and gate delays to be ignored given that isochronic fork [1] delay assumptions are respected. This reduces design complexity and eases timing closure and analysis. Defining a QDI template requires choosing a handshake protocol and a delay-insensitive (DI) code for data [2]. Here, absence of data (a spacer) can be signaled by setting all wires of a data channel to 0, defining the return-to-zero (RTZ) protocol. The RTZ protocol is well accepted in the research community, but tradeoffs of alternative manners for representing a spacer received little attention. An obvious alternative is the return-to-one (RTO) protocol, where a spacer is encoded by all data wires in a channel at 1 [3].

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Approximate Early Output Asynchronous Adders Based on Dual-Rail Data Encoding and 4-Phase Return-to-Zero and Return-to-One Handshaking

Approximate computing is emerging as an alternative to accurate computing due to its potential for realizing digital circuits and systems with low power dissipation, less critical path delay, and less area occupancy for an acceptable trade-off in the accuracy of results. In the domain of computer arithmetic, several approximate adders and multipliers have been designed and their potential have ...

متن کامل

Timing Analysis of Quasi-Delay-Insensitive Ripple Carry Adders – A Mathematical Study

This paper deals with the timing analysis of quasi-delay-insensitive (QDI) ripple carry adders from a mathematical perspective. In this context, this paper throws light on forward latency, backward latency and cycle time metrics of robust asynchronous adders, which correspond to either strong or weak-indication timing regimes. With respect to weak-indication, both distributive and biased design...

متن کامل

Hysteretic Threshold Logic and Quasi-Delay Insensitive Asynchronous Design

We introduce the class of hysteretic linear-threshold (HLT) logic functions as a novel extension of linear threshold logic, and prove their general applicability for constructing state-holding Boolean functions. We then demonstrate a fusion of HLT logic with the quasi-delay insensitive style of asynchronous circuit design, complete with logical design examples. Future research directions are al...

متن کامل

Delay Insensitive Circuits and Action Systems

The action systems formalism has been successfully used as a formal frame work for reasoning about concurrent behaviour Circuits both synchronous and asynchronous exhibit concurrent behaviour In this paper we com bine the design of asynchronous circuits with action systems We show how quasi delay insensitive circuits can be modelled as action systems This is done by de ning classes of action sy...

متن کامل

Quasi-delay-insensitive Circuits Are Turing-complete

Quasi-delay-insensitive (QDI) circuits are those whose correct operation does not depend on the delays of operators or wires, except for certain wires that form isochronic forks. In this paper we show that quasi-delay-insensitivity, stability and non-interference, and strong connuence are equivalent properties of a computation. In particular, this shows that QDI computations are deterministic. ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013